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I. INTRODUCTION
The tunnel field-effect transistor (TFET) is a semicon-
ductor device aimed at low-power logic applications that
employs band-to-band tunneling (BTBT) as a carrier in-
jection mechanism to obtain a subthermionic subthresh-
old swing (SS). In particular, it relies on the energetic
filtering of the tail of the electron Fermi-Dirac distribu-
tion to go below the fundamental 60 mV/dec SS limit at
room temperature of a metal-oxide-semiconductor FET
(MOSFET). The goal is to combine a low leakage cur-
rent with a low SS to allow the TFET to be more energy
efficient than a MOSFET.
Research in TFET has been driven by the fundamen-
tal power issues encountered by MOSFET as device scal-
ing continues along the path of Moore’s law. This law,
in its most common formulation today, states that the
number of electronic components per chip resulting in
a minimum component cost, doubles approximately ev-
ery two years1,2. Also, the rise of mobile applications
and the Internet of Things, which contain a plethora of
always-on sensor nodes, has increased the demand for
devices with low supply voltage (VDD) and low-leakage
operation3,4. The TFET aims to fulfill this demand by
exploiting the quantum mechanical phenomenon of tun-
neling. Although it is a leakage mechanism for MOS-
FET in today’s scaled architectures, tunneling enables
the TFET to go beyond the inherent ON-current (ION)
- OFF-current (IOFF) trade-off that hampers the low-
power performance of the MOSFET. Several challenges
still remain, however, before TFET can be implemented
as a low-power replacement for MOSFET.
Several excellent overview works exist which summa-
rize the TFET state-of-the-art or go into more detail on
specific TFET topics5–8. This article aims to give a broad
overview of the TFET field, with a distinct focus on de-
vice physics and architecture options. For more details,
the reader is invited to consult the references which are
included in each section. The article is structured as fol-
lows. First, the power issue of the MOSFET, which the
TFET seeks to solve, is outlined in Section II. Next, the
basic operation of the TFET is explained in Section III,
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along with the two main types of tunneling in Section IV.
This is followed by an overview of different approaches
to model the TFET operation in Section V. The main
performance challenges for TFET are then presented in
Section VI. In Section VII, different material options
for TFET are considered. The subsequent sections are
devoted to various implementation options that are be-
ing researched to improve the TFET performance, such
as dopant pockets (Section VIII), specific gate configura-
tions (Section IX) and strain (Section X). Section XI dis-
cusses attention points upon using the TFET in a circuit.
Finally, Section XII gives a brief update on experimental
work in literature. Section XIII concludes the article and
provides a future outlook.
II. MOSFET POWER ISSUE
The inherent trade-off between ION and IOFF for de-
creasing VDD lies at the heart of the power density is-
sue of MOSFET-based logic. This can be understood
by looking at the total dissipated power of a circuit of
MOSFET-based logic gates, which consists of a static
and a dynamic component9:
Ptot = Pstatic+Pdynamic = NgIOFFVDD+αCtotV
2
DDf (1)
with Ng the amount of gates, α the fraction of active
gates, Ctot the total load capacitance of all gates and f
the switching frequency. Based on Eq. (1), a key element
in the so-called Dennard scaling of MOSFET, proposed
in 197410, is the reduction of VDD as the physical tran-
sistor dimensions are decreased with every new genera-
tion in order to maintain a constant power density (note
that although Ctot decreases, the VDD reduction also re-
sults in an increase of f). The threshold voltage (Vth) is
decreased accordingly to maintain sufficient ION, which
is proportional to (VDD - Vth)
x. The Dennard scaling
paradigm has enabled the continuation of Moore’s law
until the end of the 20th century. However, Dennard
scaling eventually leads to an untenable increase in the
static power component, as the OFF-state leakage is ex-
ponentially dependent on Vth
5:
IOFF ∼ e
−Vth
nkT/q (2)
where kT/q is the thermal voltage with k the Boltz-
mann constant, T the temperature and q the elemen-
tary charge, and where n is the body factor, equal to(
1 + CdCox
)
with Cd and Cox respectively the depletion
and oxide capacitance of a planar MOSFET. Around
the year 2002, the path of Dennard scaling was there-
fore abandoned, with the scaling of VDD slowing down
2with respect to the scaling of the physical transistor di-
mensions. As a result, power density has been increasing
as more and more transistors are included on a chip, with
each transistor consuming roughly the same power as the
previous generation. Notably, a significant portion of this
power is consumed in the OFF-state. The rising power
density leads to issues with cooling and reliability.
The origin of the exponential dependence in Eq. (2)
is the Fermi-Dirac distribution of the charge carriers in
the source region. In the subthreshold regime, also called
weak inversion, a potential energy barrier in the MOS-
FET channel region prevents low energy carriers in the
source from flowing to the drain contact. However, the
high energy carriers in the exponential tail of the distri-
bution can still diffuse over the barrier in a process called
thermionic emission. This leads to an exponential depen-
dence of the drain-source current IDS on the gate-source
voltage VGS
11:
IDS ≈ ID0e
VGS−Vth
nkT/q for VGS < Vth (3)
with ID0 the current at VGS = Vth.
The inverse of the slope of Eq. (3) determines the
trade-off between ION and IOFF. It is called the sub-
threshold swing (SS) and is used as a metric for the
switching steepness of the device. SS is defined as the
increase in VGS that is required to increase IDS with one
order of magnitude5,10, and can be expressed as:
SS =
VGS
log10IDS
≈
(
1 +
Cd
Cox
)
kT
q
ln(10). (4)
At room temperature (T = 300 K), the SS of a MOSFET
is therefore theoretically limited to about 60 mV/dec. In
actual implementations, non-idealities result in SS val-
ues which can be significantly higher. Fig. 1 illustrates
graphically that the value of the SS determines the inter-
section with the VGS = 0 V axis, which corresponds to
IOFF. IOFF increases exponentially as Vth is decreased
and the curve shifts leftwards. As IOFF becomes unac-
ceptably high, it prevents further concurrent scaling of
VDD and Vth and hence leads to aforementioned power
density issues in highly scaled technologies. The under-
limit on the SS makes this a fundamental trade-off.
Several new transistor concepts have been proposed to
break the ION-IOFF trade-off by having a SS lower than
the MOSFET limit. Examples include concepts which
use negative capacitance12, impact-ionization13 and me-
chanical switches14. However, these concepts give rise to
hysteretic behavior and typically require a high operating
voltage (> 1 V) at one of the transistor contacts.
The TFET is a new transistor concept, compatible
with CMOS technology, that has been proposed for being
capable of having a SS lower than the MOSFET limit.
This is possible because the TFET relies on quantum
mechanical BTBT instead of thermionic emission as the
carrier injection mechanism. The basic TFET structure
was first proposed in 1978 as a ’surface channel tunnel
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FIG. 1. Schematic transfer characteristics of a MOSFET with
an ideal SS and a steep slope device with a sub-60 mV/dec
SS, illustrating that the SS determines IOFF. Scaling of the
threshold voltage Vth increases the OFF-current IOFF expo-
nentially.
junction’, aimed at investigating subband splitting and
many-body effects in quasi-2D systems15. However, it
was not until 1987 that BTBT was suggested as the work-
ing principle of a transistor in a DRAM trench transistor
cell16. Major research efforts started after 2004, when
a carbon nanotube TFET was demonstrated with a sub-
60 mV/dec SS at room temperature17 and the use of het-
erostructures was conceptually introduced18. Since then,
significant research efforts have been invested worldwide
in improving the TFET performance by optimization of
the device architecture and material system.
III. TFET BASICS
A. Basic structure and operating principle
The basic TFET structure is similar to that of a MOS-
FET: it contains two contact regions and an intrinsic or
lowly doped channel region, covered by a gate dielec-
tric and a gate contact (see Fig. 2(a)). In contrast to a
MOSFET, however, the TFET contact regions have an
opposite doping polarity, resulting in a p-i-n profile. In
an nTFET, the p-type region acts as the source region,
while in a pTFET, the n-type region acts as the source.
Many variations on the basic configuration are possible,
with different gate overlaps or doping profiles. These
will be discussed in Sections VIII to X. First, the work-
ing principle will be explained for a basic p-i-n nTFET in
a semiclassical picture. In this discussion, it is assumed
that the doping is such that the Fermi-level in the source
is aligned with the valence band edge.
The TFET operates by enabling and preventing BTBT
between the source and the channel region by modula-
tion of the electrostatic potential in these regions with
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FIG. 2. (a) Basic p-i-n TFET configuration. (b) 2D electro-
static profile of a p-i-n In0.53Ga0.47As TFET in the ON-state.
(c) Energy band diagram along the cutline in (a) in the OFF
(dark lines) and ON-state (light lines). The black arrows il-
lustrate the shortening of the available tunnel paths. The
quasi-Fermi level for the holes in the source (EFp) coincides
with the valence band edge, while at the drain side, there is
a degeneracy ξn.
the gate contact (see Figs. 2(b) and (c)). The source
and drain contacts are biased such that the p-i-n diode is
in reverse bias. In the OFF-state, the only current that
flows is the reverse leakage current of the p-i-n diode.
This leakage current is typically caused by minority car-
rier diffusion currents and by defect-assisted processes,
such as Shockley-Read-Hall (SRH) generation and trap-
assisted-tunneling (TAT) (see Section VI C). As VGS is
increased, the source is depleted and the electric field at
the tunnel junction rises. This corresponds to an increas-
ing band bending at the source-channel junction. At a
given VGS, called the onset voltage (Vonset), the conduc-
tion band in the channel crosses over with the valence
band in the source, such that tunneling transitions be-
tween these two bands become available. These transi-
tions can be direct, between the maximum of the valence
band and the minimum of the conduction band at the Γ-
point, or indirect, between the maximum of the valence
band and the minimum of one of the conduction band
valleys. In the indirect case, the transition is assisted
by a phonon. The tunneling transitions, whether direct
or indirect, form the current generating process of the
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FIG. 3. Semiclassical (SC) simulated transfer characteris-
tics of an In0.53Ga0.47As p-i-n TFET as shown in Fig. 2(a).
The TFET body thickness is 20 nm with a source doping of
5x1019cm−3 and an EOT of 0.6 nm.
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FIG. 4. Energy band diagram of the p-i-n In0.53Ga0.47As
TFET of Fig. 2 with different degrees of source doping de-
generacy ξp, ranging from (a) no degeneracy to (b) medium
degeneracy to (c) high source degeneracy. As the source de-
generacy increases, less of the exponential tail of the Fermi-
Dirac distribution fD is filtered by the source bandgap. For
the ease of extraction, a cross-section parallel to the gate has
been used.
TFET.
B. Transfer characteristics
Fig. 3 plots an example of typical TFET transfer char-
acteristics, IDS as a function of VGS, showing the different
operating regimes. The tunneling current rises as VGS
is increased above Vonset, since the length of the avail-
able tunnel paths decreases and the electron tunneling
probability is exponentially dependent on the tunneling
distance. At VGS equal to VDD, the transistor is in the
ON-state, and IDS at this point is ION. The transition
4from the OFF to the ON-state is, in analogy to the MOS-
FET, called the subthreshold swing (SS), although there
is no fixed-swing subthreshold regime as in a MOSFET
(see Section VI B), and hence also no Vth. The I-V curve
in Fig. 3 shows a SS lower than the 60 mV/dec MOSFET
limit.
The low SS of the TFET originates from the energetic
filtering effect of BTBT carrier injection. Fig. 4(a) illus-
trates how the bandgap of the source material cuts off a
significant part of the exponential tail of the Fermi-Dirac
distribution. This band-pass filter action effectively cools
the carrier distribution. The origin of the SS-limit in a
MOSFET, which was discussed in Section II, is thus re-
moved. The TFET is therefore able to obtain a SS lower
than 60 mV/dec at room temperature. When the Fermi-
level in the source is no longer aligned with the valence
band in the case of a highly doped source, the SS can be
degraded if the source degeneracy is too large. Figs. 4(b)
and (c) show that a part of the exponential tail is then no
longer filtered. If this part of the tail results in observ-
able current, it deteriorates the SS. On the other hand,
Figs. 4(b) and (c) also show that a higher source doping
increases the electric field at the tunnel junction, which
leads to a higher ION. This SS-ION trade-off, along with
other parameters influencing SS, is discussed further in
Section VI B.
The TFET is an ambipolar device, meaning that an
nTFET operates as a pTFET when a negative VGS is
applied. In this case, the depletion occurs in the n-type
drain region as the electric field rises at the channel-drain
junction. After cross-over of the valence band in the
channel with the conduction band in the drain, a hole
tunneling current is injected into the channel and the
current increases with decreasing VGS (see Fig. 3). The
ambipolar behavior can be both an advantage and a dis-
advantage, and will be further discussed in Section XI A.
C. Output characteristics
The source doping, drain doping and VDS deter-
mine the energetic window available for tunneling (see
Fig. 2(b)). VDS fixes the hole quasi-Fermi level EFp in
the source relative to the electron quasi-Fermi level in
the drain EFn. The total tunneling window, the ener-
getic distance between the valence band in the source
and the conduction band in the drain, is then the sum
of (EFp-EFn) and any doping degeneracies in source ξp
and drain ξn (see Fig. 4). For a constant VGS and start-
ing at a VDS of 0 V, an increase in VDS enlarges the
tunneling window and increases IDS (see Fig. 5). The
increase of IDS with VDS continues until the conduction
band edge in the drain falls below the conduction band
edge in the channel. Beyond this VDS, called VDS,SAT,
IDS saturates, since an increase in VDS no longer has an
impact on the tunneling window. Since the conduction
band edge in the channel is determined by VGS, VDS,SAT
increases with increasing VGS, just like in a MOSFET.
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FIG. 5. SC simulated output characteristics of a Si p-i-n
TFET as shown in Fig. 2(a) for varying VGS. The TFET
body thickness is 20 nm with a source doping of 5x1019cm−3
and an EOT of 0.6 nm.
Fig. 5 also shows that in contrast to the MOSFET,
the onset of the TFET output characteristics can be su-
perlinear. This occurs when the BTBT is inefficient for
small VDS, e.g. as a result of a large tunnel path caused
by a large effective oxide thickness (EOT), a low source
doping or as a result of very low carrier density available
for BTBT19–21 (see also Section VI A). In the superlinear
regime, the output current is small. This is unwanted,
since it increases the settling time of a TFET inverter.
Further circuit implications of this superlinear onset will
be discussed in Section XI D.
IV. POINT VERSUS LINE TUNNELING
After introducing the basic operating principle in the
previous section, a first major distinction in tunneling
types can now be made. Based on the alignment of the
electric field induced by the gate with the dominant tun-
nel paths, two types of tunneling can be defined in a
TFET: point tunneling (Section IV A) and line tunnel-
ing (Section IV B), which can both be present in the same
device (Section IV C).
A. Point tunneling
Point tunneling is the dominant type in a standard p-i-
n/n-i-p TFET as depicted in Fig. 2(a) or Fig. 6(a), with
the gate predominantly covering the channel. This con-
figuration is also called a pointTFET. The term ’point
tunneling’ originates from the assumption that the tun-
nel paths curve around a central point at the interface
between gate metal and gate dielectric, right above the
tunnel junction. In this approximate semiclassical view,
the tunnel paths are assumed to lie on circles formed
5by the electric field lines between source and gate, start-
ing at the tunnel junction and ending at the interface
between gate-dielectric and channel20. Note that the cir-
cular form of the field lines is based on the assumption of
infinitely high source doping. At onset, only the longest
tunnel paths are available, which then gradually shorten
as VGS is increased toward the ON-state. In Fig. 2(a),
these circular lines have been replaced with a straight line
indicating the shortest allowed tunnel path, with roughly
same start and end point as the circular lines.
The pointTFET performance is influenced by field-
induced quantum confinement (FIQC), which is present
in the triangular well formed by the conduction band
edge in the channel and the dielectric barrier22 (see
Fig. 7, although for a lineTFET, the shape of the well
is similar). In this well, subbands are formed. The on-
set of BTBT is thereby shifted to a higher VGS, since
the band edge determining the allowed tunnel path in-
side the well is defined by the first subband level, which
is higher in energy than the bulk value of the band edge.
As VGS is increased and the triangular well deepens, the
first subband level shifts down at a slower pace than the
bulk band edge. Hence, the tunneling window increases
more slowly than it would in the absence of FIQC. This
has a stretching effect on the transfer characteristics, and
hence negatively impacts SS. The degree of this confine-
ment is determined by the effective mass of the band
structure valley to which the tunneling transition is tak-
ing place and therefore depends on the material choice for
the channel. The impact of FIQC can be alleviated with
the introduction of a doping pocket at the source-channel
interface, which forces the tunnel paths more parallel to
the gate (see Section VIII A).
B. Line tunneling
Line tunneling can be induced with a large overlap of
the gate over the source (see Fig. 6(b)). Such a configu-
ration is also called a lineTFET. In contrast to point tun-
neling, the tunnel paths are equally long parallel straight
lines perpendicular to the gate dielectric in the ideal case
of no parasitic paths. For an increasing VGS, the energy
bands bend toward the gate dielectric until cross-over
occurs between the conduction band edge at the gate
dielectric and the valence band edge in the bulk, such
that BTBT becomes possible (see Fig. 7). In the ideal-
ized case of a uniform field underneath the gate dielec-
tric, implying that also the drain voltage impact on the
source region is completely neglected, the onset is more
abrupt than for point tunneling. All tunnel paths un-
derneath the gate-source overlap become available at the
same amount of band bending, after which they shorten
uniformly for increasing VGS. The tunneling is also lo-
cated closer to the gate than in a pointTFET, while the
electric field is in line with the tunnel paths. This means
a smaller increase in VGS is required to achieve a given
amount of band bending. Additionally, in the ON-state,
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FIG. 6. Source-channel region of a (a) point tunneling and (b)
line tunneling TFET configuration. The arrows schematically
indicate the tunneling paths.
the band bending is stronger, resulting in shorter tunnel
paths. Important to note is that ION is proportional to
the gate-source overlap.
The lineTFET’s performance is more heavily impacted
by FIQC than the pointTFET, since the triangular well
underneath the gate is more pronounced. The stretching
effect due to the slower increase in the tunneling window,
also seen in the pointTFET, can therefore have a nega-
tive impact on the SS. Additionally, due to the strong
FIQC, several distinct subband energy ladders can ap-
pear in the well, since the degree of confinement depends
on the effective masses of the different band structure
valleys. E.g. in a Si nTFET, those conduction band val-
leys which have a heavy longitudinal effective mass in the
direction of confinement, are shifted in energy less than
those for which the lower transverse mass determines the
confinement. This leads to two ladders of quantized en-
ergy levels, as shown in Fig. 7(b). As a consequence, the
tunneling currents to the different valleys see a relative
shift, which is visible in the transfer characteristics as
a kink in the SS23. This relative shift also affects the
pTFET, in which the light hole band is shifted more by
the confinement than the heavy hole band. Tunneling
between conduction band and heavy hole band is not as
efficient as to the light hole band: because of symme-
try reasons, there is no direct coupling, so any tunnel-
ing transition must be assisted by a phonon. In the ab-
sence of confinement, this inefficient tunneling current is
masked by the higher light hole-conduction band current.
In the presence of FIQC, however, the relative shift re-
sults in the heavy hole-conduction band current forming
an undesired tail to the transfer characteristics24.
C. Point and line tunneling combined
Point and line tunneling current components can be
present together in the same configuration. This is cer-
tainly true if the gate overlaps both the source and the
channel region, but can also be induced by the fring-
ing field of the gate, even if no gate-channel overlap is
present. Because the line tunneling is more impacted by
FIQC, Vonset for the point tunneling component is lower,
meaning the gradual onset of the point tunneling can
degrade the abrupt line tunneling onset. On the other
hand, however, a gate-channel overlap removes the po-
tential barrier between the source and the ungated chan-
nel, which can impede carriers from flowing to the drain
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and hence can decrease ION
25. This introduces a trade-
off between SS and ION and makes the alignment of the
gate to the source-channel junction an important poten-
tial source for device variability in a lineTFET. However,
the unwanted lateral tunneling component and the asso-
ciated variability can be removed with the introduction
of a counterdoped pocket, as discussed in Section VIII B.
V. MODELING
To acquire more physical insight into TFET operation
and assess different architecture options, several mod-
els have been established. Since tunneling is a quantum
mechanical phenomenon, all of these models rely on the
solution of some form of the Schro¨dinger equation. Even
so, the different solution approaches can be categorized
as either semiclassical (Section V A) or fully quantum
mechanical (Section V B). In semiclassical models, the
Schro¨dinger equation is not solved directly. Rather, the
tunneling probability is calculated based on the integral
of a position dependent imaginary wave vector along a
well-defined tunnel path. This implies the classical as-
sumption that wave vector and position of the electron
are known at the same time, violating the Heisenberg
uncertainty principle. In fully quantum mechanical ap-
proaches, on the other hand, the electron is described
entirely by its wave function, which is obtained from a
solution of the Schro¨dinger equation projected on a cho-
sen basis. Tunneling then arises as a consequence of the
wave-like character of the electron. Here, the most com-
mon examples of both approaches are discussed, without
being exhaustive.
A. Semiclassical
A common semiclassical approach to the solution of the
time-independent Schro¨dinger equation is the Wentzel-
Kramers-Brillouin (WKB) approximation. The reason-
ing behind WKB starts from the one-electron wave func-
tion ψ in zero electric field, which corresponds to a con-
stant potential energy. Assuming the electric field to be
zero in the tunneling direction x, and disregarding the
other directions for now, ψ takes the form of a plane
wave26:
ψ(x) = Aexp (±ikxx) (5)
with i the imaginary number, x the tunneling direction,
kx the wave number and A the amplitude. The plus
(minus) sign corresponds to a right (left) moving wave.
The approximation then lies in assuming that the wave
function in the presence of a small and smoothly varying
non-zero field, can be described by introducing a position
dependence for kx. It can be shown that the phase φ(x)
of the wave function can be obtained from the integral of
kx(x) over the given domain
26:
ψ(x) ≡ A(x)exp(iφ(x)) ≈ C√|kx(x)|exp
(
±i
∫
kx(x)dx
)
(6)
with C a real constant. In a forbidden energy region,
like the bandgap, kx is imaginary (kx = iκx), which re-
sults in an exponential decay of the wave function. This
corresponds to a tunneling process. By comparing the
probability density at each side of the tunneling barrier,
an expression for the transmission probability can be de-
rived. This expression typically ignores the prefactors of
the exponentials and therefore solely consists of a con-
tour integral of the imaginary kx along the tunnel path
through the forbidden region:
TWKB = exp
(
2
∫ x2
x1
κx(x)dx
)
(7)
with x1 and x2 respectively the start and end point
of the tunnel path, also known as the classical turning
points26–28. The tunnel path starts at the valence band
edge and ends at the conduction band edge for a particu-
lar set of perpendicular wave numbers ky and kz. For zero
perpendicular momentum (ky = kz = 0 and κx = κx0),
the application of Eq. (7) is illustrated in Fig. 8. For
non-zero ky and kz, the effective tunnel gap increases,
making transmission less probable. This effect can be
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FIG. 8. (a) Real and imaginary 2-band k·p band structure of
bulk InAs for zero perpendicular momentum (ky = kz = 0).
Indicated are the conduction (co) and light hole (lh) bands.
(b) Energy band diagram, superimposed with the imaginary
band structure at a given energy E. The WKB transmission
probability is calculated from an integral of this imaginary
dispersion.
made explicit by rewriting Eq. (7) as:
TWKB(ky, kz) = exp
(
2
∫ x2
x1
κx0(x)dx
)
× exp
(
−|k2y + k2z |
∫ x2
x1
dx
κx0(x)
)
(8)
where the assumption has been made that k2y + k
2
z <<
k2tot
28. It is now clear that the second exponential factor
of Eq. (8) reduces the transmission for non-zero perpen-
dicular momentum27,28. In the case of direct BTBT, κx0
can be extracted from the complex band structure of the
material under study (see Fig. 8(a) and Fig. 9 for exam-
ple band structures). Although the WKB method can
describe quantum phenomena like tunneling, it is still
a semiclassical approach, because Eq. (8) requires that
both position and momentum (expressed by the wave
vector) are known at the same time. This is possible in a
classical approach, but violates the quantum mechanical
Heisenberg uncertainty principle. From the WKB trans-
mission probability in Eq. (7), the BTBT current can be
calculated. This is discussed later in this section.
Another commonly used semiclassical model to cal-
culate the transmission probability is Kane’s model29.
Originally, the Kane formula for BTBT probability was
derived for a uniform electric field in a perturbative ap-
proach, using Fermi’s golden rule and assuming a 2-band
k·p-model. An equivalent result can be obtained by
starting from the WKB method and assuming the electric
field F to be constant over the tunnel path length, while
taking a two band k·p model to describe the complex
wave vector dispersion. The transmission probability in
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FIG. 9. Real and imaginary 30-band k·p band structure of
bulk In0.53Ga0.47As. Indicated are the conduction (co), light
hole (lh), heavy hole (hh) and split-off (so) bands.
a direct bandgap material can then be written as:
TKane(ky, kz) = exp
(
−piE
3/2
G m
1/2
R
2qh¯F
)
exp
(
−2E⊥
E
)
(9)
where EG is the effective bandgap at the tunnel junction
and mR is the reduced effective mass, defined as mR =
memlh
me+mlh
, with me and mlh the effective masses of respec-
tively the conduction band and the light hole band. In
the second exponential factor, E⊥ = h¯2(k2y + k
2
z)/(2mR)
and E = 2qh¯F/
(
pi(mR)
1/2E
1/2
G
)
. A factor pi
2
9 , present in
the original Kane derivation, was shown later to be incor-
rect and has been removed30. Because of the assumption
of a constant electric field, the Kane model can deviate
significantly from the WKB approach in cases where the
field is strongly non-uniform30,31.
From the transmission probabilities in Eq. (7) and
Eq. (9), the BTBT current can be calculated in two ways.
The first is based on the ballistic Landauer formalism
and entails a direct integration of the transmission prob-
abilities, weighted with the distribution functions in the
contacts. This is called the Tsu-Esaki formula32, which
gives the BTBT current density as:
JDS =
2q
h
∫
kx,ky,kz
T (ky, kz)(fS(E)−fD(E))dkx
2pi
dky
2pi
dkz
2pi
(10)
where T is the transmission probability and fS(E) and
fD(E) are the Fermi-Dirac distributions in the source and
drain contacts respectively. The energy E is a function of
kx, ky and kz. Eq. (10) illustrates that the BTBT current
is determined by both the transmission probability and
the occupation probabilities at both sides of the tunnel
junction.
A second way with stronger simplifications is to calcu-
late the BTBT current is to determine a generation rate
8per unit volume, which is then integrated over the full de-
vice volume. In this approach, device simulators search
for tunnel paths which connect points of sufficient poten-
tial difference to allow for tunneling. Carriers are gener-
ated by the BTBT process at the endpoints of the tun-
nel paths. An expression for the generation rate can be
derived from Eq. (10) by assuming the distribution func-
tions for the carriers to be step functions, corresponding
to a temperature of 0 K. This effectively decouples the
carrier distribution functions from the transition rates.
For the Kane model, the following generation rate for-
mula is commonly used:
GKane = A
(
F
F0
)D
exp
(−B
F
)
(11)
where F is the electric field, F0 is 1 V/cm, D is a param-
eter that is taken 2 for direct bandgap materials and A
and B are parameters defined as:
Adirect =
gm
1/2
R (qF0)
2
pih2(EG)1/2
(12)
Bdirect =
pi2m
1/2
R (EG)
3/2
qh
(13)
where g is a factor for the spin and valley degeneracies.
Corrections that reintroduce the non-zero temperature
distribution functions afterwards have been developed33.
Extensions of Kane’s model have been made to describe
indirect phonon-assisted transitions as well27. For indi-
rect BTBT, D in Eq. (11) is 2.5 and A and B are modified
to25:
Aindirect =
g(mcmv)
3/2(1 + 2NPH)D
2
PH(qF0)
5/2
221/4h5/2m
5/4
R ρPHE
7/4
G
(14)
Bindirect =
27/2pim
1/2
R E
3/2
G
3qh
(15)
where mv (mc) is the valence (conduction) band den-
sity of states effective mass, NPH = 1/ [exp(PH/kT)− 1],
DPH and PH are respectively the occupation number,
the deformation potential and the energy of the relevant
phonons and ρ is the mass density. To obtain the BTBT
current, the generation rate of Eq. (11) is integrated over
the device volume:
IDS = q
∫
GdV (16)
with dV an elementary volume. The same approach can
be followed for the WKB approximation33.
The disadvantage of semiclassical methods is that they
neglect certain quantum phenomena which result from
the wave-like character of the electron, since they do not
directly solve the Schro¨dinger equation in the full de-
vice region. Important examples for TFET include field
or size-induced confinement effects, which can effectively
increase the bandgap, and resonances and reflections in
regions of high field, which respectively increase or de-
crease the transmission probability34,35.
B. Quantum mechanical
A fully quantum mechanical simulation approach en-
tails the solution of the Schro¨dinger equation in some
form. In TFET modeling, the most commonly used is
the time independent one-electron form:
Hˆψ(r) =
[−h¯2
2me
∇2 + Ve(r) + Vc(r)
]
ψ(r) = Eψ(r) (17)
with me the free electron mass, E the total energy,
Ve(r) the external applied potential energy and Vc(r) the
crystal potential energy of the lattice. The solution of
Eq. (17) generally occurs in two steps. First, the wave
function is decomposed onto a reduced basis. This is be-
cause the complicated nature of Vc(r) prevents the direct
solution of Eq. (17) for ψ. The choice of basis corre-
sponds to a particular band structure model. For TFET,
the most commonly used models are the k·p-based enve-
lope function method and the orbital-based tight-binding
method. Once the Hamiltonian has been written in the
chosen basis, the second step is to construct a linear sys-
tem or an eigenvalue problem, the solutions of which can
be used to extract desired quantities like currents and
carrier densities. The two main approaches for this step
are the wave function method and the non-equilibrium
Green’s function (NEGF) method.
A first band structure model is the envelope function
method, which expands the wave function on the solu-
tions of the Schro¨dinger equation in bulk36:
ψ(r) =
∑
n
Fn(r)Un(r), (18)
where the Un(r) form a complete set of orthonormal ba-
sis functions with the periodicity of the lattice and Fn(r)
are slowly varying envelope functions, which contain only
Fourier components in the first Brillouin zone. The index
n runs over all bands considered in the description. In-
serting the expansion of Eq. (18) into Eq. (17) and using
the properties of the set Un(r), namely orthonormality
and completeness, the following system of equations re-
sults (a detailed derivation can be found in the work of
Burt36 and Van de Put et al.34):
−h¯2
2me
∇2Fn(r)− ih¯
me
∑
m
pnm · ∇Fm(r) +
∑
m
Hnm(r)Fm(r)
+Ve(r)Fn(r) = EFn(r)
(19)
where the external potential Ve is assumed to vary slowly
on the scale of a unit cell, like the envelope functions.
The pnm are known bulk k·p interband momentum ma-
trix elements. They describe the coupling strength, and
hence BTBT, between bands n and m. Hnm are the
bulk Hamiltonian matrix elements, which correspond to
known bulk band edge energies. The main advantage of
Eq. (19), compared to Eq. (17) is therefore that the crys-
tal potential Vc(r) has been replaced with known material
parameters.
9An alternative band structure description, called the
tight-binding method, consists of expanding the wave
function on Bloch sums of localized atomic orbital-like
functions, instead of on extended bulk solutions37–39:
ψ(r) = N−
1
2
∑
n
Cn
∑
i
exp(ik ·Ri)φn(r−Ri)
= N−
1
2
∑
n,i
Cn,iφn(r −Ri) (20)
where φn is a Lo¨wdin orbital with quantum number n,
located on the atom at position Ri. N is the num-
ber of primitive unit cells in the crystal and serves as
a normalization constant. Cn,i = Cnexp(ik · Ri) are
the expansion coefficients, which serve a similar pur-
pose as the envelope functions Fn of Eq. (18). Inserting
the expansion of Eq. (20) into the Schro¨dinger equation
Eq. (17), multiplying from the left with the Bloch sum∑
j exp(−ik ·Rj)φ∗m(r−Rj) and integrating over the full
crystal, the following system of equations is obtained:∑
i,j
Cn,i−j
∫
φ∗m(r−Rj)Hˆφn(r−Ri)dr =
∑
i,j
Cn,i−jE
(21)
with Cn,i−j = Cn exp(ik · (Rj − Ri)). The integrals in
Eq. (21) can be replaced by parameters available in liter-
ature, similar to the pnm elements in the envelope func-
tion approach.
For both the envelope function method and the tight-
binding method, the inclusion of more basis functions
results in a more accurate band structure that can cap-
ture a larger part of the first Brillouin zone. If enough
bands are included such that the full first Brillouin zone
is captured, the model is called a full-zone model. For the
envelope function method, this corresponds to a 30-band
basis40,41, for the tight binding method to the sp3d5s∗
basis set42. With more basis functions, also the coupling
between the different bands is captured more accurately
(compare e.g. Fig. 8 with Fig. 9).
To solve Eq. (19) or Eq. (21) for an actual device
in which current enters and leaves through the source
and drain contacts, open boundary conditions are re-
quired. For TFET simulations, the quantum transmit-
ting boundary method (QTBM) is often used43. QTBM
imposes that the electric field is zero in the contacts in
the transport direction. The wave function is then known
to take the form of a plane wave in that direction. It is
this form which is imposed as a boundary condition on
the system.
With the appropriate boundary conditions, Eqs. (19)
and (21) can be discretized and solved for the enve-
lope functions and tight binding coefficients respectively.
This direct solution approach is called the wave function
method. Available numerical techniques include finite
difference methods44, finite element methods45, spectral
methods46 and others. The envelope functions and the
tight binding coefficients can be used to calculate im-
portant device characteristics such as carrier densities,
transmission probabilities and currents. Similar to the
semiclassical case, the current can be calculated from the
transmission probabilities directly with Eq. (10), or more
approximated by first converting to a generation rate and
using Eq. (16). To include the effect of the carrier con-
centration on the potential energy profile, the calculated
carrier densities can be used to calculate a new potential
energy profile with the Poisson equation, which in its
turn can be used to calculate a new carrier density. This
loop is then repeated until self-consistency is reached.
Instead of solving Eqs. (19) and (21) directly as in
the wave function method, an alternative is to calculate
the non-equilibrium Green’s function (NEGF)38,47. In an
NEGF approach, Eq. (17) is rewritten as:
(EI − Hˆ − ΣˆS/D)G = I (22)
with G the Green’s function, Hˆ the Hamiltonian in the
chosen basis and ΣˆS/D the self-energies of the source and
drain contacts. The self-energy terms are added to in-
clude the open boundary conditions. Just like the wave
function, G contains all relevant device information. The
advantage of the NEGF approach is that other interac-
tions can be included in a rather straightforward manner
by adding the corresponding self-energy term. E.g. for
electron-phonon interactions:
(EI − Hˆ − ΣˆS/D − Σˆel−ph)G = I (23)
with Σˆel−ph the self-energy for the electron-phonon
interaction38. In this way, rethermalization, phonon-
assisted tunneling and other scattering processes can be
described. To avoid having to calculate the inverse of a
large matrix (EI − Hˆ − ΣˆS/D − Σˆel−ph), methods have
been developed that calculate only the relevant entries in
the Green’s function matrix, such as the contact block re-
duction (CBR) method48 and the recursive Green’s func-
tion (RGF) method38.
A separate quantum-mechanical framework based on
wave functions has also been established for phonon-
assisted tunneling23. It was shown that the current can
be determined from solving Eq. (19) for each band sep-
arately. Two distinct sets of wave functions are then
obtained for the conduction band and the valence band.
The transmission probability is calculated based on the
overlap of the wave functions of the two bands, combined
with the interaction probability with a phonon of the ap-
propriate momentum.
C. Semiclassical versus quantum mechanical
Compared to semiclassical approaches, quantum me-
chanical models are typically computationally more ex-
pensive, but include the effects of the wave-like nature of
the electron, such as confinement and reflections in re-
gions of high field or at a heterojunction. Quantum sim-
ulations should therefore be preferred in cases where con-
finement is expected to be strong, e.g. for TFETs with
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FIG. 10. Transfer characteristics of a Si lineTFET simu-
lated with a semiclassical (SC) approach based on the WKB
method and a quantum mechanical (QM) approach based on
wave function overlap. (a) Unshifted and (b) shifted char-
acteristics such that the VGS at which IOFF is 1x10
−9A/µm
coincides.
a body thickness below the Bohr radius of the material,
or when the tunneling is oriented toward the quantum
well underneath the gate dielectric. Other cases include
TFETs with a heterojunction49 or configurations that
rely on resonant tunneling50.
To illustrate the differences that can exist be-
tween semiclassical and quantum mechanical approaches,
Fig. 10 compares the simulated transfer characteristics of
a Si lineTFET, whereby the last described quantum me-
chanical approach for phonon-assisted tunneling is used.
Since the tunneling is oriented towards the gate, a strong
impact of FIQC is expected. The effect of FIQC is visible
for the quantum simulation as a shift in Vonset compared
to the semiclassical prediction and a kink due to different
subband ladders (see also Section IV B).
VI. CHALLENGES
Having a basic understanding of TFET and methods
to model the tunneling current, the main challenges for
TFET implementation are now discussed in more detail.
Although the operating principle of the TFET is promis-
ing for low power applications, several important chal-
lenges remain. They can be summarized as reaching a
high ION (Section VI A), combined with a low SS over
several decades of current (Section VI B), while main-
taining a low IOFF (Section VI C). These three device
characteristics are discussed with the appropriate metrics
and the parameters which have an influence on them.
A. ION
The TFET ION is typically lower than that of a MOS-
FET. This is due to the tunneling barrier, which all
charge carriers have to overcome before they can drift
and diffuse toward the drain. This barrier is present
even in the ON-state of the device. In contrast, in a
MOSFET, the carriers with an energy higher than the
source-channel barrier can drift and diffuse from source
to drain unimpeded. The lack of sufficient drive current
negatively impacts the intrinsic delay of a TFET inverter
configuration, expressed as:
τd =
CoxVDD
ION
(24)
From Eq. (24), it is clear that to keep the delay small in
low-VDD operation, ION should be sufficiently high. In
order to compete with MOSFET, it is generally accepted
that ION should be in the range of several hundreds of
µA/µm for VDD smaller than 0.5 V
4.
To identify the parameters that increase ION, the Kane
model can be used, although it is strictly speaking only
valid for uniform fields. The exponential factors in
Eqs. (11)-(15) show that the BTBT generation rate, and
hence ION, is largest for a high electric field at the tunnel
junction, a small bandgap and a small reduced effective
mass. A high F and small EG correspond physically to
short tunnel paths, while the low mR signifies a small
attenuation along the path, as it is correlated with the
imaginary dispersion in the bandgap. A short tunnel
path and a small attenuation result in a high probabil-
ity for the charge carriers to tunnel into the channel and
contribute to the current. A high F can be obtained
with sharp doping profiles and a large doping level at the
tunnel junction, by increasing the source doping and/or
with the introduction of a counterdoped pocket (see Sec-
tion VIII). Additionally, F can be improved by enhanc-
ing control of the gate over the tunnel junction, e.g. by
thinning the device body, by adding gates to obtain a
multi-gate (MuG) configuration or by modifying the de-
vice structure to a line tunneling set-up (see Sections IV
and IX). The small EG and reduced mR, on the other
hand, are the result of a proper material choice, with
III-V materials proving promising candidates, either in
a homostructure (one material) or in a heterostructure
(multiple materials) configuration (see Section VII).
B. SS
In addition to a high ION, a TFET should obtain a low,
sub-60 mV/dec SS over a large current range of interest.
The SS of a TFET at a specific VGS can be approximated
as:
SS =
dVGS
dlog10IDS
= ln(10)
[
1
VR
dVR
dVGS
+
F + B
F2
dF
dVGS
]−1
(25)
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TABLE I. Examples of recent experimental values for I60 in
literature, rounded to order of magnitude. Target value for
I60 is 10 µA/µm or larger.
nTFET I60 [µA/µm] pTFET I60 [µA/µm]
Tomioka et al.53 10−3 Mayer et al.54 10−6
Dewey et al.55 10−3 Morita et al.56 10−5
Sarkar et al.57 10−4
Huang et al.58 <10−6
Kim et al.59 <10−6
which is derived from an approximation of the tunnel
junction as a degenerately doped p-n junction with a
constant electric field51. VR is then the reverse bias
of the tunnel junction (EFp-EFn) and B is the exponen-
tial parameter of the Kane formalism (see Eq. (13) and
Eq. (15)). Comparing Eq. (25) to Eq. (4) shows that in
contrast to the MOSFET, the SS of a TFET is indeed
not limited by kTq ln(10). However, Eq. (25) also shows
that the TFET SS is not constant with VGS. It is there-
fore possible that the sub-60 mV/dec SS regime is only
limited to very small levels of IDS. In this case, reducing
the supply voltage is still not feasible, as the majority of
the SS is above the thermionic limit. The minimum value
of the SS as described in Eq. (25) at a particular VGS-
point, also called the minimum point-SS, is therefore not
a good metric to assess TFET performance. More rele-
vant is to look at the average SS over the full operating
voltage range, as shown in Fig. 11:
SSavg =
VDD − VOFF
log
(
ION
IOFF
) (26)
where VOFF is the VGS corresponding to the defined
IOFF. SSavg still depends, however, on the choice of IOFF
and VDD, which can vary depending on the targeted ap-
plication. Therefore, another metric called I60 has been
proposed52. I60 is defined as the point on the IDS-VGS
curve where the SS transitions from sub-60 mV/dec to
super-60 mV/dec (also indicated in Fig. 11). Hence,
it is the largest current for which the corresponding
TFET outperforms a theoretically optimal MOSFET.
I60 is independent of the choice of IOFF, VDD or the
gate workfunction, so it can be used to compare vari-
ous TFET configurations presented in literature. To be
competitive with MOSFET, I60 should be at least above
10 µA/µm4,52. As an example, Table I lists some experi-
mental values obtained in literature. See also Section XII
for more experimental results. These examples show that
there is still a large gap with the SS goal.
From Eqs. (25) and (26), it is clear that SS can be mini-
mized by increasing dVRdVGS and
dFmax
dVGS
, which represent the
gate control over the tunnel junction, and by increas-
ing the ratio ION/IOFF. Physically, these requirements
correspond to the capability of the gate to induce an
abrupt transition from an OFF-state with a low tunnel-
ing probability to an ON-state with a very high tunneling
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FIG. 11. SC simulated transfer characteristics of an
In0.53Ga0.47As p-i-n TFET as shown in Fig. 3, illustrating
various metrics used to characterize TFET performance.
probability. This means the optimization of SS and ION
are intertwined, with one generally benefiting from the
improvement of the other. This is not true, however,
for very high source doping levels. A large source dop-
ing improves ION, but can degrade the SS if the source
degeneracy becomes too high, as was mentioned in Sec-
tion III. For a given doping level, the source degeneracy
is determined by the density of states (DOS) in the va-
lence band (for an nTFET) or the conduction band (for a
pTFET) of the source material. A large DOS allows for a
high source doping while keeping the source degeneracy,
and hence the SS degradation, small. As the conduction
band for most common bulk materials has a lower DOS
than the valence band, the pTFET has a more limiting
trade-off between ION and SS. This puts the pTFET at
an inherent disadvantage compared to the nTFET. This
imbalance can be alleviated using dopant pockets, dis-
cussed in Section VIII.
The SS can be negatively impacted by parasitic current
mechanisms which occur in addition to the desired BTBT
process, such as trap-assisted tunneling (TAT)60–62. TAT
is a process in which trap levels in the bandgap are used
by the charge carriers as stepping stones between con-
duction and valence band (see Fig. 12(a)). These lev-
els are localized energy states resulting from defects in
the material, such as vacancies, impurities and dangling
bonds in the bulk or at interfaces. The TAT transition
itself consists of at least one ballistic tunneling step and a
phonon-assisted thermal step to and from the trap level.
This means TAT has both a field and a temperature de-
pendence. TAT degrades the SS, as it can turn on at
lower VGS and add a thermal tail to the transfer charac-
teristics. The impact of TAT can be reduced by improv-
ing the material quality, such that the trap density is low,
or by enhancing the desired BTBT current, such that it
better masks the current component caused by TAT. The
amount of TAT present in the transfer characteristics can
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be characterized by VTAT@IOFF, the increase in Vonset at
300 K at the specified IOFF compared to the Vonset value
at 77 K63.
C. IOFF
To obtain a low leakage power, IOFF should be suffi-
ciently small. IOFF is composed of the reverse leakage
current of a p-i-n diode, consisting mainly of SRH pro-
cesses, minority carrier diffusion, and possibly some TAT
if the other two mechanisms are sufficiently small. Addi-
tionally, parasitic TFET mechanisms such as ambipolar
current and direct source-drain tunneling can increase
IOFF. For low-power applications, the ITRS roadmap
sets the target for IOFF at 10 pA/µm, with
ION
IOFF
> 105.
SRH, similar to TAT, is a trap-assisted process in
which carriers are generated via localized trap levels
through phonon-assisted thermal steps when the electron
and hole densities are out of equilibrium (see Fig. 12(b)).
In contrast to TAT, SRH has a weak field dependence
and so does not impact the SS. However, if the trap den-
sity is sufficiently high, it can increase IOFF. Similar to
TAT, the remedy is to decrease the trap density.
The ambipolar current is determined by the efficiency
of BTBT at the channel-drain junction. This means it
can be reduced by taking opposite measures as those sug-
gested in Section VI A to increase ION, viz. a reduction
of F and EG and an increase in mR at the channel-drain
tunnel junction. F can be reduced by lowering the drain
doping, at the expense of increasing the resistance. EG
and mR depend on the material choice and cannot be
varied independently from the source in a homostruc-
ture, but they can be in a heterostructure (see Section
VII C). Another option is to introduce a gate-drain un-
derlap region, which decreases the influence of the gate
on the channel-drain junction64 (see Section IX B). Using
a combination of these techniques, the ambipolar current
can be kept to acceptable levels.
Direct source-drain tunneling occurs when charge car-
riers can tunnel from source to drain, even when the de-
vice is in the OFF-state. This occurs when the tunnel
paths in the OFF-state are too short or provide insuffi-
cient attenuation to suppress the carrier tunneling proba-
bility. Direct tunneling is particularly important in mate-
rials with a small EG and mR and in configurations with
a short channel. In vertical architectures, increasing the
channel length is a straightforward way to reduce the
source-drain tunneling. In planar configurations, how-
ever, a longer channel length also increases the device
footprint.
VII. MATERIAL CHOICE
To overcome the challenges outlined in the previous
section, different material options are being considered
for TFET. Of particular interest are materials from group
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FIG. 12. Energy band diagrams of the tunnel junction of
an In0.53Ga0.47As TFET showing (a) TAT and (b) SRH pro-
cesses, which contribute to the TFET IOFF. The green lines
represent localized trap energy levels, the red wavy lines are
thermal steps and the black solid line corresponds to a tun-
neling step.
IV (Section VII A) and compounds from group III and V
of the periodic system of elements (Section VII B). Multi-
ple of these materials can be combined in a heterostruc-
ture (Section VII C). 2D materials are a new class of
materials, which is also gaining interest for TFET appli-
cations (Section VII D).
A. Group IV materials
Silicon is the most prevalent material in today’s MOS-
FETs for logic applications, and has therefore also been
extensively studied for TFET. Si has the distinct advan-
tage of being a well-known, abundant material that can
be obtained with a very low density of defects in the bulk
of the material as well as at the gate dielectric interface.
Established fabrication infrastructure and processes ex-
ist in industry for a wide variety of process steps. This
includes high quality oxide growth and high concentra-
tion doping. Si is also interesting for TFET because of
its large conduction band DOS, which limits the source
doping degeneracy in pTFETs (the importance of which
is discussed in Section VI B).
However, Si is a relatively poor material for BTBT
and consequently, Si TFETs typically have a small ION.
A first cause is the relatively large EG of 1.12 eV, which
results in a low tunneling probability (see Section VI A).
Although beneficial for IOFF, the low tunneling rate is
detrimental for ION. Secondly, Si is an indirect bandgap
material, which reduces the overall efficiency of BTBT.
The smallest EG is measured between the valence band
maximum at the Γ-point and the conduction band val-
ley minimum along the ∆-direction40. These two points
in the E-k diagram are not at the same k-value, which
means they correspond to a different crystal momentum
h¯k. A tunneling transition between these two points re-
quires a phonon to provide the necessary crystal momen-
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tum. This makes it less probable for a given energetic
separation than a direct transition, in which the start
and end points of the tunneling process are at the same
k-value, therefore requiring no phonon. In Si, the indi-
rect transitions are dominant, since the bandgap at the
Γ-point is much larger at 3.4 eV, making direct transi-
tions very improbable25.
As an alternative to Si in group IV of the periodic
system of elements, Ge is more suited for BTBT. It has
a smaller indirect bandgap than Si of 0.66 eV. Unlike Si,
the direct bandgap at the Γ-point is only slightly larger at
0.8 eV. Consequently, once the band bending is such that
direct transitions are allowed, they will dominate over the
indirect transitions and improve ION
25,65. However, as
discussed in Section VI C, a smaller bandgap facilitates
ambipolar tunneling at the channel-drain junction, which
is an important leakage mechanism in TFET. IOFF will
therefore generally be larger than for Si implementations,
but it is expected that acceptable levels of IOFF can be
reached.
Since it belongs to the same group as Si, Ge can also
be used in an alloy with Si, forming SixGe1−x, with x
the Si mole fraction. x determines the band structure,
including the bandgap and the relative importance of the
indirect and direct processes. A rather abrupt transition
occurs from Ge-like to Si-like behavior above x=0.225.
The control over the band structure through x can be
used to find a compromise between improving ION, and
reducing IOFF.
B. Group III-V materials
Beyond group IV, a host of materials suited for TFET
can be found in the group of III-V materials, which are
compounds of elements from group III and group V.
They are actively researched as future channel materi-
als for MOSFET, because they can exhibit high elec-
tron mobilities compared to Si66. III-V materials show a
wide variety of band structures, with bandgaps varying
from 0.17 eV for InSb up to 3.28 eV for GaN67. The
same variety can be found in the effective masses. The
possibility of a small bandgap and small effective mass,
combined with the direct nature of most III-V materi-
als, makes them interesting candidates for improving the
TFET ION. Important examples which have been studied
for TFET applications are binary compounds like InAs,
GaSb, InP and ternary compounds like InxGa1−xAs and
GaAsxSb1−x7.
Nevertheless, III-V materials also present significant
challenges. Firstly, they are much less known than Si,
so it is challenging to obtain high-quality materials and
gate dielectrics with a low defect density66. Secondly,
the material properties that allow for a high ION also
raise IOFF undesirably. A small bandgap combined with
a low effective mass facilitates both ambipolar and di-
rect source-drain tunneling. This issue can be alleviated
with the use of a heterostructure as discussed in Sec-
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FIG. 13. Types of band edge alignments at a heterostructure
tunnel junction. In a straddled alignment, Ec1 > Ec2 and Ev1
< Ev2. In a staggered alignment, Ec1 > Ec2 and Ev1 > Ev2.
In a broken alignment, Ev1 > Ec2. The green arrows indicate
the effective bandgap at the tunnel junction. For the broken
configuration, the effective bandgap is negative.
tion VII C. Thirdly, a low electron effective mass means
a low DOS in the conduction band compared to Si. This
exacerbates the ION-SS trade-off for pTFET for increas-
ing source doping, discussed in Section VI B. Solutions
exist in the form of dopant pockets, as discussed in Sec-
tion VIII.
C. Heterostructures
The material options discussed so far assume that the
active region of the device consists of only one material.
For such a configuration, an important issue in the ma-
terial choice is the link between ION and IOFF, with the
desired improvement of the former also inducing an un-
wanted increase in the latter. A way to decouple the two
is to combine two materials in a heterostructure, such
that the material in the source is different from the ma-
terial in the channel and the drain.
A heterostructure configuration has an extra degree of
freedom: the band edge alignment at the tunnel junction.
The alignment is determined to a first approximation by
the electron affinity of the two constituent materials, and
is classified as straddled, staggered or broken, as shown
in Fig. 13. The effective bandgap which determines the
tunnel path lengths at the tunnel junction is determined
by the alignment and not by the bandgaps of the individ-
ual materials. A hetero-TFET can therefore combine a
very small effective bandgap at the source-channel junc-
tion, enabling a high ION, with a large bandgap at the
channel-drain junction, maintaining a low IOFF. Fig. 14
illustrates the performance improvement for a staggered
heterojunction compared to a homojunction. The mate-
rial of the source can also be chosen to have a large DOS,
associated with a large bandgap, to limit the source dop-
ing degeneracy. This can be done without increasing the
effective bandgap at the tunnel junction, so long as the
band alignment remains favorable68.
In the special case of a broken band alignment, there
is no forbidden region through which the carrier has to
tunnel. This enables a high transmission probability and
is hence beneficial for ION. It is still unclear, however,
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FIG. 14. QM simulated transfer characteristics for a
In0.53Ga0.47As (bandgap of 0.73 eV) homostructure TFET
and a GaAs0.5Sb0.5/In0.53Ga0.47As heterostructure TFET.
The heterostructure is lattice matched and has a staggered
band alignment with an effective bandgap of 0.29 eV. The
TFET is a double gate configuration with an EOT of 0.6 nm,
a body thickness of 10 nm and a source doping of 5x1019cm−3.
(a) Unshifted and (b) shifted characteristics such that the VGS
at which IOFF is 1x10
−11A/µm coincides. This shift can be
accomplished by a proper choice of gate workfunction.
whether a broken gap alignment will allow for a suffi-
ciently low IOFF, since phonon-assisted leakage paths ex-
ist in the OFF-state69,70. This is indicated in Fig. 15:
after transitioning from source to channel, a rethermal-
ization step can enable the electron to pass over the po-
tential barrier in the channel, resulting in an increased
IOFF. The importance of this leakage current is influ-
enced by the quantization in the triangular wells at the
junction and the interaction strength with the available
phonons.
Depending on the choice of materials, heterostructures
can be either lattice-matched or lattice-mismatched.
In the first case, both materials have the same lat-
tice constant. The materials can be grown epitax-
ially without any stress at the heterojunction. No-
table examples include In0.53Ga0.47As/InP (straddled)
and GaAs0.5Sb0.5/In0.53Ga0.47As (staggered). In the sec-
ond case, the mismatch of lattice constants results in a
non-uniform stress profile arond the tunnel junction, as
in the case of GaSb/InAs (broken). The stress has an
impact on the local band structure (see Section X). The
build-up of stress can also result in interfacial defects at
the junction if relaxation sets in71.
D. 2D materials
2D materials are an alternative to the bulk semi-
conductors described in the previous sections, and
are being investigated for both MOSFET and TFET
applications72. 2D materials are atomically thin, en-
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FIG. 15. Energy band diagram at the tunnel junction of a
GaSb/InAs heterostructure TFET with a broken band align-
ment in the OFF (dark lines) and ON-state (light lines). VGS
is -1 V and -0.5 V respectively. Indicated is a leakage path in
the OFF-state. The red wavy line represents a thermal step.
The dashed line represents the quasi Fermi level for the holes
in the source (EFp). The source doping is 5x10
19cm−3.
abling excellent gate control. In addition, it is expected
that low defect densities can be obtained with no dan-
gling bonds or roughness at the surface.
The most studied 2D-material is graphene, but since it
is a semi-metal, it does not have a bandgap and is there-
fore not suited for TFET as such. However, a bandgap
can be introduced by symmetry-breaking operations such
as patterning the graphene into nanoribbons, or by stack-
ing two layers and applying an electric field73. This al-
lows the bandgap to be tuned, either by controlling the
size of the ribbon or the strength of the electric field.
Transition metal dichalcogenides (TMD) form an al-
ternative to graphene in 2D TFET applications. TMDs
are a class of 2D materials with chemical formula MX2,
with M a transition metal and X a chalcogenide. In con-
trast to graphene, TMDs do exhibit a variety of relatively
large bandgaps. They can be used as the channel mate-
rial of an atomically thin TFET74–76 (see Fig. 16(a)), or
layers of different TMDs can be stacked as a heterostruc-
ture, bonded by Van der Waals interactions. Tunneling
then occurs in the overlap region of the layers, perpen-
dicular to the gate (see Fig. 16(b)). Such 2D heterostruc-
ture TFETs are predicted to combine high ION and low
IOFF in the same way as bulk heterostructures
77. TMDs
can also be combined with a bulk semiconductor, such
as MoS2 on Ge
57 (see Fig. 16(c)). Challenges that re-
main for 2D materials are the development of large area
defect-free production, good ohmic contacts and tech-
niques to obtain high doping levels72,78. As a result of
these challenges, only few experimental 2D TFETs with
sub-60 mV/dec SS have been realized (see Fig. 30).
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FIG. 16. TMD TFET configurations. (a) homojunction TMD
TFET74–76, (b) 2D heterojunction TMD TFET, also called
a Thin-TFET77 and (c) 3D-2D heterojunction bilayer TMD
TFET, also called ATLAS-TFET57. The arrows indicate the
direction of the tunneling paths.
VIII. DOPANT POCKETS
To improve SS and/or ION, another design option is to
use dopant pockets. A dopant pocket is a localized region
of doping, which locally modifies the device electrostat-
ics. In a TFET, they can be used both in point tunneling
(Section VIII A) and line tunneling (Section VIII B) con-
figurations.
A. Pocketed pointTFET
In a pocketed pointTFET, a counterdoped pocket is
added at the interface between source and channel to
improve both ION and SS (see Fig. 17(a)). This forms a p-
n-i-n doping profile in an nTFET, and a n-p-i-p profile for
a pTFET. Compared to a p-i junction, the built-in field
at a p-n junction is larger, corresponding to a stronger
built-in band bending and hence an onset at lower VGS
and the potential for a higher ION
79–82. As shown in the
band diagrams of Fig. 18, for a properly designed pocket,
the enhanced band bending induces an abrupt transition
from long to very short tunnel paths at tunneling onset,
compared to more gradual shortening seen in a standard
p-i-n/n-i-p configuration. In the transfer characteristics
this results in an improvement of SS, as shown in Fig. 19.
An additional effect of the pocket is that it reduces the
impact of FIQC on the pointTFET performance. The
strong built-in electric field at the tunnel junction forces
the tunnel paths in a direction more parallel to the gate
and induces tunneling before a strong band bending to-
wards the gate, causing FIQC, is induced. The result is a
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FIG. 17. Source-channel region of a pocketed (a) point tun-
neling and (b) line tunneling TFET configuration.
shift of the BTBT onset to lower VGS and a reduction of
the stretching effect on the SS, discussed in Section IV A.
An optimum exists for the pocket thickness (Tpo, see
Fig. 17(a)). The strength of the built-in field, and conse-
quently the improvement in ION, increases with Tpo (see
Fig. 20(a)). However, if the pocket is so thick that the
concentration of free carriers in the pocket becomes large
(close to the doping level in the source) and is larger than
the concentration in the channel at the onset of tunneling,
the abrupt onset is deteriorated by a potential barrier in
the channel82 (see Fig. 20(b)). At the first moment of
cross-over between valence and conduction band, a dip
is present in the energy bands at the tunnel junction,
followed by a bump in the channel. For such a config-
uration, a further increase in VGS only marginally goes
toward increasing the band bending at the tunnel junc-
tion, but is consumed largely by a further increase of the
carrier concentration in the pocket. The structure is then
effectively a p-n diode in series with an n-i-n MOSFET. A
good estimate for the optimal Tpo is the depletion width
at the tunnel junction79,82. Note that for configurations
with a large body thickness, a thick pocket can cause an
uncontrolled tunneling current through the body of the
device.
A pocket can also be used to mitigate the deteriorat-
ing effects of a large source doping degeneracy on the SS.
The doping in the source is kept low, except for a pocket
at the source side of the source-channel junction. This
pocket retains the built-in electric field, while the lower
doping in the rest of the source reduces the degeneracy83.
SS is consequently improved, while ION is maintained.
The source pocket can be combined with a counterdoped
pocket at the channel side, resulting in a p−p+n+in con-
figuration. This approach is particularly useful for III-V
pTFET in which the source consists of a material with a
low conduction band DOS, as discussed in Section VI B.
B. Pocketed lineTFET
In a pocketed lineTFET, a pocket is introduced to mit-
igate the impact of FIQC and to reduce the sensitiv-
ity to the gate-channel overlap (see Section IV B). The
pocket is located in the source region, underneath the
gate-source overlap and adjacent to the source-channel
junction (see Fig. 17(b)). Similar to the pocketed point
TFET, the doping type of the pocket is opposite to that
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FIG. 18. Energy band diagrams of a In0.53Ga0.47As TFET
in the OFF (dark lines) and ON-state (light lines). VGS is
respectively 0.3 V and 0.8 V. (a) A no-pocket configuration
and (b) a configuration with a 4 nm thick pocket at the source-
channel junction as in Fig. 17(a). The source and pocket
doping is 5x1019cm−3. The EOT is 0.6 nm, with a body
thickness of 20 nm. The dashed line represents the quasi
Fermi level for the holes in the source (EFp).
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FIG. 19. QM simulated transfer characteristics of Fig. 14
compared to the transfer characteristics of the same config-
urations with a counterdoped pocket of 3 nm. The TFET
is a double gate configuration with an EOT of 0.6 nm, a
body thickness of 10 nm and a source and pocket doping
of 5x1019cm−3. (a) Unshifted and (b) shifted characteristics
such that the VGS at which IOFF is 1x10
−11A/µm coincides.
This shift can be accomplished by a proper choice of gate
workfunction.
of the source.
The effect on the FIQC underneath the gate dielectric
is shown by the energy bands of Fig. 21: the triangu-
lar well is rounded off and becomes wider for increasing
Tpo. The rounding reduces the FIQC, such that the sub-
band quantization levels decrease in energy. The onset of
vertical BTBT, determined by the first quantized level,
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FIG. 20. Energy band diagrams of an In0.53Ga0.47As TFET
around onset of BTBT. The source and pocket doping is
5x1019cm−3. The EOT is 0.6 nm, with a body thickness of
20 nm. (a) Impact of increasing Tpo (0 nm, 2 nm and 4 nm)
for a constant VGS of 0.5 V, showing an increasing electric
field at the tunnel junction. (b) Comparison of an optimal
Tpo of 4 nm to a larger Tpo of 6 nm at onset, with the latter
showing a potential bump in the channel. VGS is respectively
0.5 V and 0.3 V. The dashed line represents the quasi Fermi
level for the holes in the source (EFp).
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FIG. 21. Energy band diagrams of a In0.53Ga0.47As lineTFET
in the OFF (dark lines) and ON-state (light lines) along a
vertical cutline through the center of the gate. The source
and pocket doping is 5x1019cm−3. The EOT is 0.6 nm, with
a body thickness of 20 nm. (a) A no-pocket configuration for
a VGS of 0.9 V and 1.4 V and (b) a configuration with a 4 nm
thick pocket underneath the gate as in Fig. 17(b) for a VGS
of 0 V and 0.5 V. Indicated in brown are estimations of the
first three quantized energy levels inside the potential well for
the highest VGS. The dashed line represents the quasi Fermi
level for the holes in the source (EFp).
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therefore shifts to a lower VGS. The resulting onset volt-
age Vonset can be calculated analytically as
84:
V onset =
WF − χe + Esub
q
− q(Npo +Ns)Tpo
Cox
+
1
Cox
...
×
√
2qsNs
[
Eg + Esub
q
+
q(Npo + 2Ns)T 2po
2s
]
− q2N2s T 2po
(27)
provided the pocket is fully depleted, with WF the work
function of the gate, χe the semiconductor electron affin-
ity, Npo and Ns respectively the doping level of the pocket
and the source and Esub the energy level of the first sub-
band in the potential well underneath the gate, which
can be solved from a 1D Schro¨dinger equation. Eq. (27)
shows that by adjusting the thickness and doping of the
pocket for a given WF of the gate, the FIQC-induced
shift in Vonset seen in the no-pocket case can be re-
moved. Note that for materials which are more prone
to FIQC, i.e. those with a small effective mass and hence
a large Esub, the required Tpo or Npo to compensate for
the FIQC shift are larger.
In materials like Si, which have two distinct subband
ladders in the well underneath the gate, the decreased
FIQC has the added benefit of reducing the relative shift
between the subband levels. The corresponding kink in
the SS which was discussed in Section IV B is thereby
also reduced, as shown in Fig. 22, where two pocketed
lineTFETs are compared to a pocketed pointTFET con-
figuration. For a thicker pocket, Vonset is reduced, while
the relative shift of the two current components is de-
creased. The kink is not present in a III-V configura-
tion with an isotropic conduction band effective mass, as
shown in Fig. 23.
The presence of the counterdoped pocket also re-
duces the unwanted lateral point tunneling component
by blocking the shortest lateral tunneling paths closest to
the gate, since the source-channel p-i junction is locally
replaced by a n-i junction. Combined with the earlier
onset of vertical BTBT, the overall impact of the lateral
component on the transfer characteristics is thus dimin-
ished, removing also the variability to the gate alignment.
The comparison of transfer characteristics in Fig. 22
and Fig. 23 shows that although the pocketed lineT-
FET outperforms the pocketed pointTFET in a Si con-
figuration in terms of ION and SS, the difference be-
comes smaller for materials with a smaller bandgap, like
In0.53Ga0.47As
82,85.
IX. GATE STACK CONFIGURATION
As discussed in Section VI, the gate control is an essen-
tial factor in the BTBT efficiency. Gate control is char-
acterized by two aspects. The first aspect is the portion
of the gate voltage observable in the semiconductor, after
the voltage drop over the oxide. This is directly related to
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FIG. 22. QM simulated transfer characteristics of a Si pock-
eted pointTFET with a Tpo of 4 nm and pocketed lineTFET
with two different Tpo. The TFETs are double gate config-
urations with an EOT of 0.6 nm, a body thickness of 20 nm
and a source doping of 1x1020cm−3. (a) Unshifted and (b)
shifted characteristics such that the VGS at which IOFF is
1x10−11A/µm coincides. This shift can be accomplished by a
proper choice of gate workfunction.
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FIG. 23. QM simulated transfer characteristics of an
In0.53Ga0.47As pocketed pointTFET with a Tpo of 3 nm and
a pocketed lineTFET with a Tpo of 6 nm. The TFETs are
double gate configurations with an EOT of 0.6 nm, a body
thickness of 10 nm for the pointTFET and 40 nm for the
lineTFET and a source and pocket doping of 5x1019cm−3.
(a) Unshifted and (b) shifted characteristics such that the
VGS at which IOFF is 1x10
−11A/µm coincides. This shift can
be accomplished by a proper choice of gate workfunction.
the EOT. A second aspect is the degree in which a given
variation in gate voltage moves the equipotential lines in
the device closer together and hence increases the electric
field locally. By tuning both aspects, the gate control at
a tunnel junction can be enhanced or decreased.
To improve TFET performance for conventional logic
applications, it is advantageous to enhance the gate con-
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FIG. 24. (a) Single gate, (b) double gate and (c) gate-all-
around TFET configuration.
trol at the source-channel tunnel junction (Section IX A),
and to decrease it at the channel-drain junction (Sec-
tion IX B). The former improves the TFET SS and ION,
while the latter reduces the ambipolar current and CGD.
In this section, gate configurations addressing both re-
quirements are discussed.
A. Improving source-channel BTBT
A first way to improve the gate control at the source-
channel junction is to decrease the EOT, which increases
the electrostatic potential drop in the semiconductor.
Like a MOSFET, the TFET performance therefore bene-
fits from the introduction of high-k materials as the gate
dielectric86–88.
A second way to improve the gate control at the
source-channel junction is to go from a single-gate (SG)
to a multi-gate (MuG) to a gate-all-around (GAA)
configuration89,90 (see Fig. 24), an approach which is also
applied to MOSFET. This requires a transition from a
planar to a protruding structure. A multi-gate configu-
ration can be implemented as a finFET, where the gate
covers three sides of the device body. Going further, the
TFET body can be realized as a horizontal or vertical
nanowire (NW), with the gate wrapped around.
The tighter gate control can be seen when comparing
the electrostatic profile of a single gate to that of a dou-
ble gate configuration89 (see Fig. 25). When a second
gate is added, the equipotential lines are curved more
strongly. A consequence is that the electric field close to
the source region is enhanced and hence the tunnel path
lengths are reduced, improving ION. The electric field is
now increasing towards the source region. Therefore, a
given increase in VGS results in a larger increase in elec-
tric field than in the single-gate configuration, because
the electric field now increases both due to a larger total
voltage drop between source and gate, and because the
tunneling moves closer to the source where the equipoten-
tial lines are more closely spaced, and the electric field is
higher. The result is a beneficial impact on the SS. This
effect is enhanced further for a MuG or GAA structure
as illustrated in Fig. 26(a).
Further scaling of the body thickness has an additional
beneficial impact on the gate control. As the gates move
closer together, the curvature of the equipotential lines
becomes more pronounced, and the electric field hence
increases. As explained in the previous paragraph, this
benefits the SS of a pointTFET as illustrated in Fig. 27
for a pocketed point TFET. For a double gate lineTFET,
the body scaling does not benefit performance above a
certain minimum body thickness, as the gate depletes the
source locally underneath the gate and tunneling starts
from close to the undepleted source region (see Fig. 21),
which is at source voltage. Hence, the two depleted
source regions underneath the two gates are disconnected
in the lineTFET.
Although body scaling can improve performance, size-
induced quantum confinement (SIQC) effects become
more important as the body thickness is scaled to di-
mensions comparable to the exciton Bohr radius of the
material91,92. SIQC results in a global increase of the
material bandgap, and hence an increase in tunnel path
lengths. As discussed in Section VI, this can be detri-
mental for ION and can consequently undo some of the
advantage that comes with improved gate control. In
particular, a GAA structure is more affected by SIQC
than a MuG or SG configuration as it is confined in two
directions. Fig. 26(a) shows this can even result in a
smaller ION for the GAA configuration than for the DG
configuration. Similar to the case of FIQC, materials
with small effective masses are more affected by SIQC.
Specific care must be taken when scaling the body
thickness of lineTFET or pointTFET configurations, to
prevent excessive depletion of the source region82,93. Un-
derneath the gate-source overlap, a depletion region ex-
tends into the source, with a maximal extent in the ON-
state (as explained in Section III A). If the body of the
device is too thin, the depletion regions of different gates
touch even before the device reaches the ON-state, result-
ing in depletion of the source over the full body thickness.
For a lineTFET, this means no more tunnel paths per-
pendicular to the gate are available. Only much longer
non-orthogonal tunnel paths are available and the cur-
rent drops accordingly (see Fig. 27). Since the lineTFET
operation depends on the gate-source overlap, the body
thickness can therefore not be scaled below a certain crit-
ical thickness. This thickness is determined by the sum
of the depletion lengths underneath the gate-source over-
laps in the ON-state. The depletion lengths themselves
are determined by the doping level of the source and of
the pockets, if present. In a pointTFET, depletion over
the full body thickness increases the tunnel path lengths,
resulting in a drop in current for high VGS. In this case,
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FIG. 25. Electrostatic potential profiles at the source-
channel junction for a (a) single gate and (b) double gate
In0.53Ga0.47As p-i-n TFET at a VGS of 1 V and a VDS of
0.5 V. Six contour lines have been highlighted in each config-
uration.
FIG. 26. (a) QM simulated transfer characteristics at VDS
= 0.2 V of InAs (line with triangles) SG ultra thin body
(UTB), (dashed line) DG UTB, and (gray line) GAA NW de-
vices. Body thickness or diameter is 6 nm. The NW current
is normalized with its diameter. The OFF-to-ON gate volt-
age swing ∆-VGS is indicated. (b) CB and VB edges along
the transport direction x of the 6 nm p-i-n SG UTB device
at the onset gate voltage. Λ indicates the tunneling barrier
width, ψS is the electrostatic potential in the middle of the
gate, and Efl and Efr denote the source and drain Fermi
levels, respectively. (c) Same as (b) for the 6 nm DG UTB
device. (d) Same as (b) and (c) for the 6 nm GAA NW de-
vice. Current leakage paths are indicated by dashed arrows
in (b), (c), and (d) c©2009 IEEE. Reprinted, with permission,
from IEEE Elec. Dev. Lett. vol. 30, no. 6, pp. 602604, 2009.
full depletion of the source can be avoided by reducing
or removing the gate-source overlap for thin body thick-
nesses.
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FIG. 27. QM simulated transfer characteristics of Si pocketed
point and lineTFETs for varying body thickness. The con-
figurations are as shown in Fig. 17, but have a double gate.
The gate-source overlap for the 10 nm body pointTFET con-
figuration is removed. For the lineTFET, the length of the
gate-source overlap and the pocket are 20 nm. The EOT is
0.6 nm. Source and pocket doping are 1x1020cm−3.
B. Reducing channel-drain BTBT and CGD
The ambipolar current can be reduced by introduc-
ing a gate-drain underlap64 (see Fig. 28(a)). The un-
derlap decreases the gate control on the channel-drain
junction. Since the desired BTBT takes place locally
at the source-channel junction, the gate does not have
to cover the full channel as in a MOSFET to enforce a
particular band bending and hence tunnel path length
at the source-channel junction. The underlap increases
the distance between the gate and the channel drain-
junction and consequently reduces the BTBT efficiency
at the drain. The short gate has the added benefit of re-
ducing CGD, which is responsible for the Miller effect (see
Section XI C). Shortening of the gate can proceed down
to the length at which it loses control over the source-
channel junction (typically lengths of 10 nm and below).
Care has to be taken as well that the resistance in the
ungated channel region does not surpass the resistance
of the tunnel barrier, to avoid an observable reduction in
the desired TFET current.
Instead of removing part of the gate, an alternative is
to make the gate heterogeneous, for instance by intro-
ducing two different metals, each with a different work
function94 (see Fig. 28(b)). This is also called a dual ma-
terial gate TFET. Although both metals are biased at
the same VGS, the work function at each of the tunnel
junctions (source-channel and channel-drain) determines
the amount of local band bending and hence the local
tunnel barrier. The two work functions can be optimized
separately: at the source-channel junction for a minimal
tunnel barrier in the ON-state and at the channel-drain
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FIG. 28. Gate stack configurations for a p-i-n TFET aimed at
reducing ambipolar behavior. (a) Short gate, (b) dual metal
work functions and (c) dual EOT dielectric.
junction for a maximal tunnel barrier in the OFF-state.
The same can be achieved by reducing the EOT only at
the source-channel junction, while retaining a large EOT
at the channel-drain interface95 (see Fig. 28(c)). This can
be implemented with different physical oxide thicknesses,
or with a high-k dielectric at the source side and a low-k
dielectric at the drain.
X. STRAIN
Similar to a MOSFET, mechanical strain impacts
TFET performance. This is a result of the effect
strain has on the band structure (Section X A), an ef-
fect which can be incorporated in TFET models (Sec-
tion X B). Strain can be externally applied as a per-
formance booster, and is also intrinsically present at a
lattice-mismatched heterojunction (Section X C).
A. Impact of strain on the band structure
Mechanical strain can have an important effect on
the band structure of a semiconductor, since it alters
the bond lengths and changes the crystal symmetry96.
Firstly, strain warps the curvature of the energy bands,
and hence influences the effective masses. This effect is
exploited in MOSFETs to increase carrier mobility, by
choosing a strain configuration such that the effective
masses in the transport direction are decreased97. Sec-
ondly, strain shifts the relative positions of valley edges,
such that the bandgap changes. Thirdly, as a result of
broken symmetries, strain lifts certain energy band de-
generacies, which modifies the DOS. Most notably, strain
can lift the degeneracy between the heavy and light hole
valence band.
B. Strain modeling
A common approximate model to study the effect of
strain on the band structure is the deformation potential
model98. The strain due to the deformation is assumed
to be small and gradually varying, such that the effect on
the energy band edges can be treated as if it were a small
applied electrostatic potential. The shift in the band
edges then varies linearly with the strain components:
∆En =
∑
ij
Ξijεij (28)
with En the band edge of band n, εij the elements of the
strain tensor and Ξij the so-called deformation potential
constants, available in literature. The deformation po-
tential model can be directly applied in semiclassical ef-
fective mass-based simulators as a correction on the band
edges.
Strain can be introduced into more complex band
structure models as well. In the k·p-model, strain can
be incorporated by the addition of a strain interaction
term as proposed by Pikus and Bir99, which includes the
deformation potential constants of Eq. (28). In the tight-
binding approach, the integrals of Eq. (21) are adjusted
based on the strain-induced change in bond lengths and
angles100. The introduction of strain in these models ac-
counts for both the shift in band edge energies and the
change in effective masses. Strained band structure mod-
els can be used in fully quantum mechanical simulations,
but are also useful to extract band edge energies and
effective masses, which serve as inputs to semiclassical
models101.
C. Strain in TFET
Since TFET operation depends heavily on the band
structure, strain affects the TFET performance. Strain
can be induced intentionally like in a MOSFET, e.g.
by external stressors, to improve ION by reducing EG
and mR
102 (see Section VI A). Similarly, the shifting
of the band edges due to strain can induce a more fa-
vorable band alignment at a heterojunction103 (see Sec-
tion VII C). Specifically in indirect materials, the relative
shift of conduction band valleys can render the material
direct104. This is of particular interest in Ge, where the
difference between the indirect and direct bandgaps is
small.
Under uniaxial or biaxial strain conditions, however,
the valence band DOS is reduced due to the splitting of
heavy and light hole bands. This is a result of a reduc-
tion of crystal symmetry. The smaller valence band DOS
increases the source doping degeneracy and can hence re-
sult in an SS degradation (see Section VI B). The degra-
dation can be prevented with a lowly doped source region
in combination with a highly doped pocket at the tunnel
junction, as discussed in Section VIII A. Fig. 29 illus-
trates using k·p-based quantum mechanical simulations
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FIG. 29. QM simulated transfer characteristics of the un-
strained pocketed GaAs0.5Sb0.5/In0.53Ga0.47As pointTFET
of Fig. 19 compared with a p−p+n+in version of this TFET
(inset). The latter TFET is under a uniform tensile biaxial
strain of 500 MPa and has a p-type pocket of 4 nm and and
an n-type pocket of 3 nm, both with a doping of 5x1019cm−3.
The source doping is 5x1018cm−3. The TFET is a double gate
configuration with an EOT of 0.6 nm and a body thickness
of 10 nm. The strain was included in the quantum mechan-
ical simulations using a k·p-based model. (a) Unshifted and
(b) shifted characteristics such that the VGS at which IOFF is
1x10−11A/µm coincides. This shift can be accomplished by a
proper choice of gate workfunction.
that with this approach uniform strain can be used to
further improve performance103.
Strain can also be inherently present in a TFET, e.g.
at the heterojunction of two lattice mismatched materi-
als. The strain profile in this case is very non-uniform,
making it difficult to predict the exact impact on the
TFET performance.
XI. CIRCUIT CONSIDERATIONS
Certain TFET features require additional care when
designing circuits. The most important are the am-
bipolar effect (Section XI A), the asymmetrical structure
(Section XI B), the Miller capacitance (Section XI C) and
the superlinear onset in the output characteristics (Sec-
tion XI D).
A. Ambipolar effect
The TFET ambipolarity can result in an increased
switching leakage in a TFET inverter, but can just as
well be used to design more compact digital and ana-
log circuits if the positive and negative switching of
the gate voltage to turn on the tunneling current is
exploited105,106. For good ambipolar behavior in these
applications, both the source-channel and channel-drain
junction have to be optimized to obtain similar ION and
SS. This stands in contrast to conventional logic applica-
tions, in which the channel-drain tunneling is suppressed
(Section IX B). In digital circuits, the ambipolarity can
be used to create more complex logic gates with fewer
components105. These ambipolar gates have control in-
puts that determine the bias point, and hence the polar-
ity of the devices. In analog applications, an ambipolar
amplifier for example, exhibits both positive and nega-
tive small-signal gain, depending on the bias point106.
This allows it to function as both a common-source and
common-drain amplifier, without changing the physical
implementation.
B. Asymmetrical structure
Unlike a MOSFET, the TFET has an asymmetrical
source and drain doping and therefore behaves signifi-
cantly different for a positive or negative VDS polarity
107.
As the p-i-n diode is reverse biased in normal TFET oper-
ation, the sign of VDS is fixed to positive for nTFET and
negative for pTFET. When properly designed, the dom-
inant current is BTBT-based with leakage mechanisms
as described in Section VI C. Reversing the sign of VDS
brings the p-i-n diode in forward bias. At small forward
bias, the current is typically negligible compared to the
current at similar reverse bias, except for designs with
sufficiently high source doping such that (Esaki-) tunnel-
ing becomes significant108. Even then, a drop in current
is typically present upon increasing VDS as the tunneling
decreases, before the forward bias diode diffusion current
reaches sufficiently high values to become dominant.
The asymmetrical TFET conduction can be a concern
for Static Random Access Memory (SRAM) circuits. In
standard 6-transistor (6T) SRAM cells, the two access
transistors are required to conduct current in two direc-
tions. The asymmetrical conduction leads to unaccept-
able read and write static noise margins and hence in-
stability of the SRAM cell109. Alternative SRAM cell
designs with increased number of transistors have been
proposed to circumvent this issue109,110.
Weak conduction in one direction also prevents the dis-
charging of transient noise signals that appear on a circuit
node through capacitive coupling111. These signals can
at times become very large and significantly surpass VDD
and therefore be detrimental to device reliability. Also
the circuit timing suffers from these excessive noise sig-
nals. To alleviate this issue, the forward Esaki tunneling
current present at low VDS can be used to evacuate the
excess charge. This requires a sufficiently high degener-
acy in the source.
Several other logic circuits, like the basic inverter, are
mostly unaffected by the asymmetry. It is even possible
for specific basic circuits to exploit the unidirectional-
ity to redesign the circuit with fewer transistors than in
conventional CMOS, e.g. the pass-gate multiplexor111.
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C. Miller capacitance
A high CGD creates an enhanced Miller effect, which
results in over-and undershoots in the transient behavior
of an inverter. The peak voltages VP of the over- and
undershoots can be expressed as112:
VP =
CM
CM + CL
VDD (29)
with CL the load capacitance of the inverter and with CM
comprising the CGD of both nTFET and pTFET of the
inverter. It is possible to decrease VP by increasing CL,
but this has the downside of also increasing the inverter
fall time delay. Care must therefore be taken in the device
design to keep CGD low in the first place.
The gate capacitance division in gate-source capaci-
tance CGS and gate-drain capacitance CGD is different
from the MOSFET-case, because charge injection from
the source requires a tunneling event, while charge in-
jection from the drain is via thermal injection, similar
to the MOSFET-case. Therefore, when the tunneling ef-
ficiency at the source side is comparatively low, and in
the absence of a strong SRH process, the carriers in the
channel are supplied by the drain and the full channel
determines CGD. CGS is then determined by the deple-
tion of the highly-doped source region, hence resulting in
a decreasing capacitance with increasing VGS (nTFET).
The channel charge is determined by the position of the
drain Fermi level and the conduction band in the chan-
nel (nTFET). A channel material with a lower DOS in
the conduction band (nTFET) hence results in a smaller
charge build-up in the channel and the corresponding
CGD is also smaller
112. Despite the fact that Cg ≈ CGD
if the tunneling efficiency at the source is low, the CGD
can hence be limited if the TFET is properly designed.
Also a gate-drain underlap can help to reduce the Miller
effect113.
In cases where the tunneling efficiency is high and the
device is fully in the ON-state, a significant amount of
charge in the channel is supplied by the source. Like a
MOSFET, the TFET then exhibits a linear region, in
which charge is contributed equally by source and drain,
and a saturation (pinch-off) regime, in which charge is
uniquely supplied by the source. The gate capacitance
is divided accordingly between the contacts. Improving
the source tunneling efficiency is therefore also beneficial
in reducing the Miller effect.
D. Superlinear onset
As discussed in Section III C, the TFET output char-
acteristics can have a superlinear onset19–21. The small
current at low VDS delays the last part of the charging or
discharging of the load capacitance in a TFET inverter.
This increases the inverter rise and fall times and hence
increases the total circuit delay. Additionally, recovery
from transient noise signals is less efficient when the out-
put characteristics are superlinear114. As suggested in
Section III C, the superlinear onset can be reduced by
improving the BTBT efficiency at small VDS.
XII. EXPERIMENTAL STATUS
After describing the device physics and architecture
options in previous sections, this section is intended to
give an overview of experimental realizations. The cur-
rent status of experimental TFET transfer characteris-
tics is summarized in Fig. 3017,53,55–58,81,115–129. The
curves have been selected to have a point-SS lower than
70 mV/dec, which means they are either close to or below
the ideal MOSFET limit of 60 mV/dec for a given volt-
age range. A variety of experimental techniques is used
to fabricate these structures8. Some configurations can
be seen to obtain a sub-60 mV/dec SS, demonstrating
the steep switching potential of TFET. None of the dis-
played curves, however, attains all requirements for SS,
ION, IOFF and I60 as specified in Section VI, and which
are required to be a viable replacement for MOSFET.
The comparison between nTFET and pTFET shows that
fewer experimental realizations of pTFET exist, with a
performance generally inferior to nTFET. The reasons
behind this discrepancy are discussed in Section VI B. It
is clear from Fig. 30 that a gap still needs to be closed
between the promising theoretical predictions and actual
experiment. Note, however, that some configurations
which are promising in simulations, confined III-V het-
erostructure NW, are challenging to fabricate, and have
not yet been experimentally realized.
XIII. CONCLUSIONS AND OUTLOOK
In this article, the TFET was discussed from the per-
spective of device physics. The basic operating princi-
ple based on BTBT enables the TFET to obtain a sub-
60 mV/dec SS at room temperature. This makes it a
promising candidate to circumvent the increasing power
issues in scaled MOSFET technologies. The main chal-
lenges for TFET are to obtain a low average SS, a high
ION and low IOFF, or stated differently: a high I60, and
this for both nTFET and pTFET. Accurate predictive
models are required to meet these challenges, with quan-
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tum mechanical simulators complementing more and
more the semiclassical models typically used for MOS-
FET. These models can help in choosing the optimal ma-
terial system, with alternative group IV materials, III-V
materials and 2D materials proving interesting alterna-
tives for Si. Combining materials in a heterostructure
provides an additional degree of freedom in the device
design. Other performance improvements can be gained
from dopant pockets or from an optimization of the gate
stack configuration. The presence of strain can have a
beneficial effect on the device performance. Finally, sev-
eral specific characteristics of the TFET operation at a
device level also have consequences for its use in circuits,
suggesting the need for co-optimization of device and cir-
cuit. The gap between theoretical predictions and exper-
imental realizations today shows that many challenges
are still to be overcome, before the TFET’s appearance
in low-power products.
XIV. LIST OF ABBREVIATIONS
BGN: BandGap Narrowing
BTBT: Band-To-Band-Tunneling
CMOS: Complementary Metal-Oxide-Semicon-
ductor
DG: Double Gate
DOS: Density Of States
EF: Envelope Function
EOT: Effective Oxide Thickness
FIQC: Field-Induced Quantum Confinement
GAA: Gate-All-Around
MOSFET: Metal-Oxide-Semiconductor Field-Effect
Transistor
MuG: Multi-Gate
NEGF: Non-Equilibrium Green’s Function
NW: NanoWire
QM: Quantum Mechanical
QTBM: Quantum Transmitting Boundary Method
SS: SemiClassical
SIQC: Size-Induced Quantum Confinement
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SG: Single Gate
SRAM: Static Random Access Memory
SRH: Shockley-Read-Hall
SS: Subthreshold Swing
TAT: Trap-Assisted Tunneling
TFET: Tunnel Field-Effect Transistor
TMD: Transition Metal Dichalcogenide
WF: Work Function
WKB: Wentzel-Kramers-Brillouin
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